We study the problem of enumerating the satisfying valuations of a circuit while bounding the delay, i.e., the time needed to compute each successive valuation. We focus on the class of structured d-DNNF circuits originally introduced in knowledge compilation, a sub-area of artificial intelligence. We propose an algorithm for these circuits that enumerates valuations with linear preprocessing and delay linear in the Hamming weight of each valuation. Moreover, valuations of constant Hamming weight can be enumerated with linear preprocessing and constant delay.
Introduction
When a computational problem has a large number of solutions, computing all of them at once can take an unreasonable amount of time. Enumeration algorithms are an answer to this challenge, and have been studied in many contexts (see [33] for an overview). They generally consist of two phases. First, in a preprocessing phase, the input is read and indexed. Second, in an enumeration phase that uses the result of the preprocessing, the solutions are computed one after the other. The goal is to limit the amount of time between each pair of successive solutions, which is called delay. We focus on a well-studied class of efficient enumeration algorithms with very strict requirements: the preprocessing must be linear in the input size, and the delay between successive solutions must be constant. Such algorithms have been studied in particular for database applications, to enumerate query answers (see [17, 5, 18, 6, 7, 22, 23] and the recent survey [30] ), or to enumerate the tuples of factorized database representations [27] .
One shortcoming of these existing enumeration algorithms is that they are typically shown by building a custom index structure tailored to the specific problem, and designing ad hoc preprocessing and enumeration algorithms. This makes it difficult to generalize these results to other problems, or to implement them efficiently. In our opinion, it would be far preferable if enumeration for multiple problems could be performed using one generic representation of the results to enumerate, reusing general algorithms for the preprocessing and enumeration phases.
This paper accordingly proposes a new framework for constant-delay enumeration algorithms, inspired by the field of knowledge compilation in artificial intelligence. Knowledge compilation studies how the solutions to computational problems can be compiled to generic representations, in particular classes of Boolean circuits, on which reasoning tasks can then We define traces as trees, not general DAGs, because we cannot reach the same gate in a trace by two different paths (remember that AND-gates in augmented circuits are decomposable thanks to the compatible order). We can see each trace (G , W ) of C = (G, W, µ, g 0 ) as an augmented circuit (G , W , µ, g 0 ), and the following is then easily shown:
Observation 3.4. A valuation ν of a monotone augmented circuit C satisfies C if and only if ν satisfies a trace of C.
Observe that we can check if a valuation ν of C satisfies a trace T simply by looking at the value of ν on the leaves of T ; the definition of ν outside the intervals of the leaves does not matter. We will change this point to define zero-suppressed semantics, where ν can only satisfy T if it maps to 0 all the other variables. We then call ν a minimal valuation of T : Definition 3.5. Let C be a monotone augmented circuit, ν be a valuation of C, and T be a trace or partial trace of C. We call ν a minimal valuation of T if:
For every variable g in T , we have ν(g) = 1; For every i-range gate g in T with inputs g 1 and g 2 in C (where ∈ {=, ≥} and i ∈ N), the number n of variables in [g 1 , g 2 ] that are set to 1 by ν satisfies the constraint n i; All other variables of C var are set to 0 by ν. In particular, this implies that ν satisfies T . We call ν a minimal valuation for a gate g of C if it is a minimal valuation of a partial trace rooted at g. This defines the zero-suppressed semantics of a monotone augmented circuit C: the satisfying valuations of C in this semantics are those that are minimal for some trace.
XX:8 A Circuit-Based Approach to Efficient Enumeration
Normal form. Now that we have focused on the interesting valuations of our circuit C, we can bring it to our desired normal form: Definition 4.2. A normal circuit C is a monotone augmented circuit such that: C is arity-two, i.e., each gate has fan-in at most two. C is ∅-pruned, i.e., no gate g is unsatisfiable (i,e., each gate has some minimal valuation). C is {}-pruned, i.e., no gate g is 0-valid (i.e., the valuation that sets all variables to 0 is not a minimal valuation for any gate). C is collapsed, i.e., it has no AND-gate with fan-in 1. C is discriminative, i.e., for every OR-gate g having an input that is not an OR-gate, then g has fan-in one, fan-out one, and the one gate of which it is an input is an OR-gate; we then call g an exit.
C is a normal d-DNNF if it is additionally a d-DNNF in the zero-suppressed semantics.
The pruned requirements slightly weaken the expressiveness of normal circuits C, because they forbid that S(C) = ∅ or that {} ∈ S(C). These cases will be easy to handle separately. The main result of this section is then the following:
Proposition 4.3. Given a monotone augmented d-DNNF circuit C in zero-suppressed semantics with compatible order < and with S(C) = ∅ and S(C) = {{}}, we can build in O(|C|) a normal d-DNNF C , with < as a compatible order, such that S(C ) = S(C)\{{}}.
Proof sketch. We reuse the construction of Proposition 4.1 with k = 1 to split the gates so that they are not 0-valid, we eliminate bottom-up the unsatisfiable gates, and we make the circuit arity-two, collapsed, and discriminative in a straightforward fashion.
This result allows us to assume in the sequel that we are working with normal d-DNNFs.
Indexing OR-Components
This section presents the last step of our preprocessing. Remember that we now work with a normal d-DNNF, and we want to enumerate its set of assignments. Intuitively, this last preprocessing will help us to enumerate the choices that can be made at OR-gates. Formally, we will work on the OR-components of our circuit:
Definition 5.1. The OR-component K of an OR-gate g in a normal circuit C is the set of OR-gates that can be reached from g by going only through OR-gates, following wires in either direction. We abuse notation and also see K as a DAG, whose vertices are the gates of K, and whose edges are the wires between them.
Recall from Definition 4.2 that, as C is discriminative, all gates of an OR-component K with no inputs in K must be exits; we call them the exits of K. For a gate g in K, the exits of g are the gates of K that have a directed path to g in K; intuitively, they are the "possible choices" for a partial trace rooted at g. Our goal is to preprocess each OR-component of C to be able to enumerate efficiently the exits of all OR-gates of C. This enumeration task is tricky, however: exploring K naively when enumerating would take time dependent of C, but materializing a reachability index would take quadratic preprocessing time. Thus, we design an efficient indexing scheme, using the fact that OR-components are multitrees:
Enumerating Assignments
We have described in the previous sections our linear-time preprocessing on the input circuit: this produces a normal d-DNNF C together with an OR-index, and we wish to enumerate its assignments S(C) in zero-suppressed semantics. In this section, we show that we can enumerate the elements of S(C), producing each assignment t with delay O(|t|).
To prove this, we will go back to our definition of zero-suppressed semantics in Section 3, namely, the minimal valuations of the traces of C (recall Definition 3.3). We will proceed in two steps. First, we use our preprocessing and the OR-index to show an efficient enumeration scheme for the traces of C, in a compact representation called compressed traces. Second, we show how to enumerate efficiently the minimal valuations of a compressed trace.
Compressed traces. We cannot enumerate traces directly because they can be arbitrarily large (e.g., contain long paths of OR-gates) even for assignments of small weight. We accordingly define compressed traces as a variant of traces that collapse such paths: Definition 6.1. An OR-path of a monotone augmented circuit C = (G, W, µ, g 0 ) is a path from g ∈ G to g ∈ G where all intermediate gates are OR-gates; in particular if (g, g ) ∈ W then there is an OR-path from g to g . A compressed upward tree of C is a pair (G , W ) where G ⊆ G and where W ⊆ G × G is such that for each (g, g ) ∈ W there is an OR-path from g to g : we require that T is a rooted tree up to reversing the direction of the edges. T is a compressed partial trace if its internal gates are AND-gates and OR-gates such that:
for every AND-gate g in T , all its inputs in C are children of g in T ;
for every exit g in T (it is an OR-gate), its one input in C is a child of g in T ; for every non-exit OR-gate g in T , exactly one of its exits g in C is a child of g in T . We write |T | := |G |. We call T a compressed trace of C if its root is g 0 . The minimal valuations of a compressed trace are defined like for non-compressed traces (Definition 3.5).
The use of compressed traces is that their size is linear in that of their minimal valuations: Lemma 6.2. For any compressed trace T of a normal circuit C and minimal valuation ν for T and C, we have |T | ≤ 6 · |ν|.
From a trace T in a normal d-DNNF C, we can clearly define a compressed trace T with the same leaves, as follows. Whenever T contains an OR-gate g whose parent gate g in T is not an OR-gate (or when g is the root of T ), as g cannot be an exit, we know that there is a OR-path in T from g to an exit g of g in its OR-component. We "compress" this OR-path in T as an edge from g to g . Conversely, given a compressed trace T , we can fill it to a trace T with the same leaves, by replacing each edge from g to g by a witnessing OR-path; and there is only one way to do so because OR-components in C are multitrees (Lemma 5.3). Hence, there is a bijection between traces and compressed traces that preserves the set of leaves. As the minimal valuations of traces and compressed traces are defined in the same way from their set of leaves, we can simply enumerate compressed traces instead of traces.
The following shows that we can perform enumeration of the compressed traces efficiently:
Proposition 6.3. Given a normal d-DNNF C with its OR-index, we can enumerate its compressed traces, with the delay to produce each compressed trace T being in O(|T |).
In particular, if all compressed traces have constant size, then the delay is constant.
Proof sketch. At each AND-gate, we enumerate the lexicographic product of the partial traces of its two children; at each OR-gate, we enumerate its exits using the OR-index.
Enumerating valuations of a compressed trace. We now show how, given a compressed trace T , we can enumerate its minimal valuations (recall Definition 3.5). Restricting our attention to the leaves of T , we can rephrase our problem in the following way:
Definition 6.4. The assignment enumeration problem for a total order < on gates C var is as follows: given pairwise disjoint intervals [g
, and cardinality constraints
and j ∈ {=, ≥}, enumerate the values of the products t 1 × · · · × t n for all the assignments of the
Indeed, remember that, as C is {}-pruned, the leaves of T consist of variables and range gates, and their intervals are pairwise disjoint thanks to decomposability. A i-gate with inputs g − , g + codes the interval [g − , g + ] with cardinality constraint i, and a variable g simply codes [g, g] with constraint = 1. Further, thanks to {}-pruning, we know that no range gate is labeled with = 0 or ≥ 0, and thanks to ∅-pruning, we know that no range gate is labeled with an infeasible cardinality constraint. We claim: Proposition 6.5. We can enumerate the solutions to the assignment enumeration problem for < on C var , with each solution t being produced with delay linear in its size |t|.
Again, this is constant-delay when all solutions have size bounded by a constant.
Proof sketch. We enumerate the possible assignments of weights to intervals with constantdelay, to reduce to the case where all cardinality constraints are equalities. We then enumerate the assignments in lexicographic order, using an existing scheme [24, Section 7.2.1.3] to enumerate the assignments in each interval.
We have now concluded the proof of Theorem 2.1 and 2.2: refer back to Figure 1 for an overview of the proof of Theorem 2.1. Given our input d-DNNF C and v-tree T rewritten to a compatible order, we rewrite C to an equivalent normal d-DNNF and compute the OR-index. We then enumerate compressed traces, and enumerate the valuations for each trace. The proof of Theorem 2.2 is the same except that we additionally use Proposition 4.1 before Proposition 4.3 to restrict to valuations of Hamming weight ≤ k.
Applications
We now present two applications of our main results. Our first application recaptures the well-known enumeration results for MSO queries on trees [5, 21] . The second application describes links to factorized databases and strengthens the enumeration result of [27] .
MSO enumeration.
Recall that the class of monadic second-order formulae (MSO) consists of first-order logical formulae extended with quantification over sets, see e.g. [25] . The enumeration problem for a fixed MSO formula ϕ(X 1 , . . . , X k ), given a structure I, is to enumerate the answers of ϕ on I, i.e., the k-tuples (B 1 , . . . , B k ) of subsets of the domain of I such that I satisfies ϕ(B 1 , . . . , B k ). We measure the data complexity of this task, i.e., its complexity in the input structure, with the query being fixed. It was shown by Bagan [5] that MSO query enumeration on trees and bounded treewidth structures can be performed with linear-time preprocessing and delay linear in each MSO assignment; in particular, if the free variables of the formula are first-order, then the delay is constant. This latter result was later re-proven by Kazana and Segoufin [22] . We show how to recapture this theorem from our main results. From the results of Courcelle and standard techniques (see, e.g., [21] , Theorem 6.3.1 and Section 6.3.2), we restrict to binary trees. Definition 7.1. Let Γ be a finite alphabet. A Γ-tree T is a rooted unordered binary tree where each node n ∈ T carries a label in Γ. We abuse notation and identify T to its node set. MSO formulae on Γ-trees are written on the signature consisting of one binary predicate for the edge relation and unary predicates for each label of Γ.
Let ϕ(X 1 , . . . , X k ) be an MSO formula on Γ-trees, and let T be a Γ-tree. We will show our enumeration result by building a structured circuit capturing the assignments of ϕ on T : Definition 7.2. A singleton on X and T is an expression of the form X i : n with X i ∈ X and n ∈ T . An assignment on X and T is a set S of singletons: it defines a k-tuple
We will enumerate assignments instead of answers: this makes no difference because we can always rewrite each assignment in linear time to the corresponding answer. We now state the key result: we can efficiently build circuits (with singletons as variable gates) that capture the assignments to MSO queries. (While these circuits are not augmented circuits, they are decomposable, so the definition of zero-suppressed semantics clearly extends.) Theorem 7.3. For any fixed MSO formula ϕ(X 1 , . . . , X k ) on Γ-trees, given a Γ-tree T , we can build in time O(|T |) a monotone d-DNNF circuit C in zero-suppressed semantics whose set S(C) of assignments (as in Definition 3.6 ) is exactly the set of assignments of ϕ on T .
Proof sketch. We simplify ϕ to have a single free variable and limit to assignments on leaves as in [5] , and rewrite ϕ to a deterministic tree automaton A using the result of Thatcher and Wright [32] , in time independent of T (though the runtime is generally nonelementary in ϕ). We then compute our circuit as a variant of the provenance circuits in our earlier work [3] , observing that it is a d-DNNF thanks to the determinism of the automaton as in [4] . This second step is in O(|A| · |T |), so linear in T . Appendix E.1 gives a self-contained proof.
Note that the resulting circuit is already in zero-suppressed semantics, and has no range gates. By continuing as in the proof of Theorem 2.1 (for free second-order variables) or of Theorem 2.2 (for free first-order variables), we deduce the MSO enumeration results of [5, 22] . Note that, once we have computed the tree automaton for the query and the circuit representation, our proof of the enumeration result is completely query-agnostic: we simply apply our enumeration construction on the circuit. Our proof also does not depend on the factorization forest decomposition theorem of [14] used by [22] ; it consists only of the simple circuit manipulation and indexing that we presented in Sections 4-6. Note that the delay is in O(k · |T |), with no large hidden constants, and O(k) for first-order variables.
A limitation of our approach is that our memory usage bound includes a logarithmic factor in T , whereas [5, 22] show constant-memory enumeration. However, we can show that the circuit computed in Theorem 7.3 satisfies an upwards-determinism condition that allow us to replace the indexing scheme of Theorem 5.4 (our memory bottleneck) by a more efficient index. We can thus reprove the constant-memory enumeration of [5, 22] (see Appendix F).
Factorized representations. Our second application is the factorized representations of [27], a concise way to represent database relations [1] by "factoring out" common parts. The atomic factorized relations are the empty relation ∅, the relation containing only the empty tuple, and singletons A : a where A is an attribute and a is an element. Larger relations are built using the relational union and Cartesian product operators on sub-relations with compatible schemas. For example, A 1 : a 1 × ( A 2 : a 2 ∪ A 2 : a 2 ) is a factorized representation of the relation on attributes A 1 , A 2 containing the tuples (a 1 , a 2 ) and (a 1 , a 2 ). A d-representation is a factorized representation given as a DAG, to reuse common sub-expressions. We show that d-representations can be seen as circuits in zero-suppressed semantics: 
Conclusion
We have studied how to enumerate satisfying valuations of circuits, under the structuredness, decomposability, and determinism conditions introduced in AI: we have shown that enumeration can be performed with linear preprocessing and delay linear in each valuation (so constant delay for valuations of constant Hamming weight). We have given two example applications of this result: factorized databases, and an independent proof of the MSO query enumeration results of [5, 21] . Beyond these applications, however, our method implies efficient enumeration results for all problems studied in knowledge compilation, when they can be compiled to structured d-DNNFs (refer back to the Introduction for examples). A natural question is whether our constructions can be extended for other tasks, e.g., computing the i-th valuation [5, 8] ; managing updates on the structure [26] ; or enumerating valuations in order of weight, or in lexicographic order: this latter problem is open for MSO [30, Section 6.1] though results are known for factorized representations following an f-tree [9] . Another direction is to strengthen our result to constant-memory enumeration on all d-DNNF circuits, or lift some hypotheses on the input circuits. We also intend to study a practical implementation, which we believe to be realistic since our construction only performs simple and modular transformations on the input circuits, and has no hidden large constants. We now introduce some additional notation to be used throughout the appendix. We will call a decomposable circuit or DNNF a circuit where all AND-gates are decomposable, and a deterministic circuit a circuit where all OR-gates are deterministic. We introduce an additional notation related to zero-suppressed semantics:
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Definition A.1. For a gate g in a monotone augmented circuit C, we will call its captured set S(g) the set of the minimal valuations of g (written as assignments) in the sense of Definition 3.5 (and for which an alternative characterization is given as Lemma 3.8). The captured set S(g 0 ) of the output gate g 0 of C is then equal to its set of assignments S(C); so we may also call S(C) the captured set of C.
We also introduce an additional definition related to partial traces (in particular, traces): Definition A.2. The variables tested by a partial trace T of C are the variables that occur in T or occur in the interval of a range gate of T . Note that these are a subset of the interval of the root of T .
We then show the auxiliary characterization of the set of assignments, which we will use heavily in the proofs: 
if g has no inputs). Then, for any gate g, the set S(g) contains exactly the assignments that describe a minimal valuation for g. In particular, for g 0 the output gate of C, the set S(g 0 ) is exactly S(C).
Proof. We show the claim by induction. For the base cases:
For a variable g, the only partial trace rooted at g is {g}, and indeed its only minimal valuation is {g}. For a range gate g with inputs g 1 and g 2 , the only partial trace rooted at g is {g}, and its minimal valuations are as defined.
For the induction cases:
For an OR-gate g, if g has no inputs, then there is no partial trace rooted at g, so S(g) = ∅ is correct. If g has inputs, then we can partition the partial traces rooted at g depending on which input is retained. In particular, the set of leaves of the partial traces rooted at g are exactly the union of the set of leaves of the partial traces rooted at the inputs of g. Hence, the assignments describing the minimal valuations of g are exactly the union of the corresponding assignments for the inputs of g, so we conclude by induction.
For an AND-gate g, if g has no inputs, then the only partial trace rooted at g is the partial trace {g}, whose one minimal assignment is {}, which sets all variables to 0, and S(g) = {{}} is correct. Otherwise, the partial traces rooted at g are obtained by taking g and taking one partial trace rooted at each input of g. In particular, if there is an input g such that there is no partial trace rooted at g , then there is no partial trace rooted at g: now as by induction we have S(g ) = ∅, so we have indeed set S(g) = ∅ which is correct. Otherwise, remembering that an augmented circuit is decomposable (because it has a compatible order), as g is an AND-gate, we know that the intervals for its inputs must be pairwise disjoint. In particular, the partial traces for each input of g must be on leaves having pairwise disjoint intervals. Hence, the minimal valuations of a partial trace of g must be minimal valuations of some partial trace rooted at g , and conversely any choice of minimal valuation for partial traces rooted at the inputs of g can be combined to a minimal valuation of a partial trace rooted at g thanks to the fact that the intervals are disjoint. This allows us to conclude using the induction hypothesis.
Observe that Lemma 3.8 allows us to give an equivalent rephrasing of the determinism condition in zero-suppressed semantics: a d-DNNF in zero-suppressed semantics is a decomposable circuit where, for each OR-gate g, the captured set S(g) is the disjoint union of the captured sets of the inputs of g.
We now show the main result of this section:
Proposition 3.9. Given a d-DNNF circuit C and a compatible order <, we can compute in linear time a monotone 0-augmented circuit C * having < as a compatible order, such that C * is a d-DNNF in zero-suppressed semantics and such that S(C * ) is exactly the set of satisfying assignments of C.
To prove the result, we will define complete circuits, where, intuitively, all variables are tested so the semantics makes no difference: Definition A.3. Given an augmented circuit or decomposable circuit C with a compatible order <, we call reach(g) the subset of C var of the gates g that have a directed path to g, or that are in the interval of a range gate that has a directed path to g. An AND-gate g of C is complete if we have reach(g) = [min(g), max(g)]. An OR-gate g of C is complete if, for any input g to g, we have min(g ) = min(g) and max(g ) = max(g). The circuit C is complete if every gate of C is complete, and if the interval of the output g 0 of C is the complete set of variables C var .
To prove Proposition 3.9, the first step is to rewrite the input d-DNNF to an equivalent complete augmented d-DNNF (in the standard semantics). This will be done using ≥ 0-gates, which are important to make this possible in linear time, and always evaluate to 1 so can be added without changing the completed function. The second step is to rewrite the complete augmented circuit to a monotone augmented circuit in the zero-suppressed semantics, whose captured set is the set of satisfying assignments of the original circuit.
Let us first take care of the first step:
. Given a d-DNNF circuit C and a compatible order <, we can compute in linear time a complete 0-augmented circuit C that has < as a compatible order, computes the same function as C, and is a d-DNNF (i.e., all its OR-gates are deterministic, with decomposability being implied by the compatibility of <).
The completion procedure of Lemma A.4 is a standard routine for many forms of read once branching programs, see e.g. [Weg00, Lemma 6.2.2]. Note that this lemma is actually the only place where we use the compatible order < directly; in all later results, it will only be used implicitly, to define the semantics of range gates (if any).
Proof of Lemma A.4. In a first step, it is convenient to make sure that every gate in C has fan-in at most two. To this end, replace each gate of higher fan-in with a binary tree in the XX:17 obvious way. Note that this can easily be done in linear time and in a way that preserves compatibility with <.
In a second step we compute for every gate g in C the values min(g) and max(g). Again, this can be done in linear time in a straightforward bottom-up fashion.
Note that the completeness requirement is trivial on gates g with no inputs, and it is immediately satisfied on gates g with exactly one input if we assume that their one input satisfy the requirement. Hence, it suffices to consider gates of fan-in exactly 2 in the following. Also note that one direction of the completeness requirement is immediate: for any ANDor OR-gate g, we have reach(g) ⊆ [min(g), max(g)], so only the converse implication needs to be proven. We will write ≺ for the covering relation of <, i.e., we have g ≺ g if g < g and there is no g such that g < g < g . We will process the gates bottom-up to ensure the completeness requirement, assuming by induction that it is satisfied on all input gates. As the requirement is immediate for variables, NOT-gates and range gates, we first explain the construction for AND-gates and second for OR-gates.
First, let g be an AND-gate with inputs g 1 and g 2 . Remember that the interval of g is [min(g), max(g)] which is [min(g 1 ), max(g 2 )], and we know by compatibility of < that max(g 1 ) < min(g 2 )]. If max(g 1 ) ≺ min(g 2 ), i.e., max(g 1 ) is the predecessor of min(g 2 ), then there is nothing to do for g, as every gate in the interval of g is in that of g 1 or in that of g 2 , in which case we conclude that it is in reach(g 1 ) or in reach(g 2 ) by induction hypothesis, and conclude.
If max(g 1 ) ≺ min(g 2 ), let g 1 and g 2 be such that max(g 1 ) ≺ g 1 and g 2 ≺ min(g 2 ). Add a fresh child g to g, between g 1 and g 2 , which is a ≥ 0-range gate with inputs g 1 and g 2 . It is clear that this does not violate compatibility of < with C, because the interval of g is [g 1 , g 2 ] and we have max(g 1 ) < g 1 and g 2 < min(g 2 ). Further, it does not change the computed function, because g always evaluate to 1 which is neutral for AND. Last, it is now clear that g satisfies the condition of Definition A.3, because any gate g in the interval of g is now either a gate of the interval of g 1 , of the interval of g 2 , or of the interval of g : we conclude by induction as above in the first two cases, and in the third case we conclude because g is in the interval of the range gate g which has a directed path to g. Second, let g be an OR-gate with inputs g 1 and g 2 . We replace g 1 with an AND-gate g 1 computing the AND of the following:
− whose inputs are min(g) and g
+ whose inputs are g + 1 and max(g). We do the analogous construction for g 2 . It is clear that this does not violate the compatibility of < with C, because the interval of the new AND-gates g 1 and g 2 are exactly the interval of g by construction, and the interval of g is unchanged. It is also clear that these transformations do not change the computed function because the ≥ 0-range gates evaluate to 1; further, the transformations do not affect determinism at the OR-gate g for the same reason. Last, it is now clear that g 1 , g 2 and g satisfy the conditions of Definition A.3. Indeed, the interval of these three gates is [min(g), max(g)]. Now, to show the condition on g 1 any gate of this interval is either in the interval of g 1 , of (g 1 ) − , or of (g 1 ) + , we conclude using the induction hypothesis in the first case and immediately in the two other cases. To show the condition of g, we use the same proof. To show the condition on g 2 , we use the analogous proof with g 2 , (g 2 ) − , and (g 2 ) + .
We perform the above constructions for all gates. Last, if the interval of the output gate g 0 does not contain all variables of C var , we replace it by an AND-gate of g 0 and of ≥ 0-range gates that capture the missing variables. The resulting circuit C then computes the same function as C and is complete. Moreover, C has a compatible order < and all OR-gates are deterministic, so it is a d-DNNF. Finally, for every gate g that we manipulated, we only performed a construction that can be done in constant time, so the overall time of the construction is linear in the size of C.
We now take care of the second step: given an augmented d-DNNF circuit C which is complete, rewrite it to a monotone augmented circuit C * which is a d-DNNF in zerosuppressed semantics and captures the satisfying assignments of C . We will do so simply by substituting all NOT-gates with gates that always evaluate to 1: Definition A.5. Given an (augmented) circuit C, its monotonization is the monotone (augmented) circuit C * obtained by removing the input wire to each NOT-gate of C and changing the type of these gates to AND-gates (which have no children, so they always evaluate to 1).
This transformation can clearly be performed in linear time. We now claim that it preserves some properties. First, we must make the following trivial observation: Observation A.6. For any augmented circuit C with compatible order <, its monotonization C * still admits < as a compatible order.
Second, the key observation is the following:
Lemma A.7. For any complete augmented circuit C capturing Boolean function Φ, its monotonization C * captures Φ under zero-suppressed semantics.
To prove this lemma, it will be useful to extend the definitions of upward trees and traces (Definition 3.3) to augmented circuits which are not necessarily monotone; the only difference is that the leaves of a trace can now also include NOT-gates. We define minimal valuations like in Definition 3.5, except that we enforce that negated variables must be set to 0; the variables tested by a trace also include the negated variables. We can now show the important property of complete circuits: Observation A.8. Every trace T of a complete circuit C tests all variables of C var .
Proof. We simply prove by bottom-up induction that any trace rooted at a gate g of C tests all variables of the interval of g. This is true of variable gates, NOT-gates, and range gates; it is true of OR-gates because it is true of all their inputs and they have the same interval as their inputs; it is true of AND-gates because the sub-traces on all inputs satisfy the property. We conclude thanks to the fact that the interval of the output gate consists of all variables of C var .
We can now show:
Proof of Lemma A.7. We observe the existence of a bijection between the traces of C * and of C . Specifically, consider the mapping f from the traces of C to traces of C * obtained by replacing each leaf which is a NOT-gate of C by the corresponding AND-gate with no inputs in C * . It is clear that any upward tree in the image of this transformation is a trace of C * . Conversely, we can map the traces of C * to traces of C by replacing the fresh AND-gates with no inputs by the corresponding NOT-gate, and again the upward trees in the image of this transformation are indeed traces of C . As this defines an inverse function for f , it is clear that f is a bijection. Further, as C is complete, it is clear that the variables which are not tested by f (T ) are precisely the variables whose negation is a leaf of T For the forward direction, consider a satisfying valuation ν of C . By Observation 3.4, there is a trace T of C of which ν is a satisfying valuation. As C is complete, by Observation A.8, T tests all variables of C var . Hence, the satisfying valuation ν of T is actually a minimal satisfying valuation of T (there are no variables implicitly set to 0). Now, clearly ν is also a satisfying valuation of f (T ). The converse is shown in the same way by considering a satisfying valuation ν * of C * , a witnessing trace T * of C * of which it is a minimal valuation, and observing that ν * is a satisfying valuation of the trace f
The last claim to show is the preservation of d-DNNF through monotonization: Lemma A.9. For any complete augmented circuit C which is a d-DNNF in the standard semantics, its monotonization C * is a d-DNNF in zero-suppressed semantics (in the sense of Definition 3.6).
Proof. As in the proof of Lemma A.7, we know that the captured set of each gate g of C * describes the satisfying assignments of g in C in the standard semantics. Hence, any violation of determinism in zero-suppressed semantics on C * witnesses a violation of determinism in the standard semantics in C .
We are now ready to prove our main result for this section:
Proof of Proposition 3.9. We first apply to C the construction of Lemma A.4 to get in linear time a complete 0-augmented circuit C which is a d-DNNF in the standard sense, has compatible order <, and computes the same function Φ as C. Now, we construct in linear time the monotonization C * of C , which is a monotone 0-augmented circuit. By Observation A.6, C * still admits < as compatible order. By Lemma A.9, C * is a d-DNNF in the zero-suppressed semantics. By Lemma A.7, C * captures Φ under zero-suppressed semantics, which concludes the proof.
We conclude the section by a remark on zero-suppressed semantics: this semantics, as well as the relevant definitions, can be defined not only for augmented circuits, but more generally for decomposable (non-augmented) circuits:
Remark A.10. The definition of upwards trees and traces (Definition 3.3) extend to monotone (non-augmented) circuits which are decomposable, even if they do not have a compatible order. Observation 3.4 extends to them, and the definition of minimal valuations (Definition 3.5) also does. Further, the definition of zero-suppressed semantics extends (Definition 3.6), as does the definition of captured sets in Definition A.1. Last, the alternative characterization of the captured sets in Lemma 3.8 also extends.
Thanks to this remark, we will be able to talk about zero-suppressed semantics and captured sets in decomposable monotone circuits with no range gates, even if they do not have a compatible order. This will be especially useful in Section 7, where we directly produce decomposable circuits in zero-suppressed semantics.
B Proofs for Section 4 (Reducing to Normal Form Circuits)
Throughout this appendix, two monotone circuits C and C are called equivalent (in zerosuppressed semantics) if S(C) = S(C ).
B.1 Reduction to Arity-Two
We show that following easy general-purpose result which will be useful in several proofs. Proof. We use the standard construction of adding intermediate AND-and OR-gates, leveraging the associativity of the Boolean ∧ and ∨ operations. It is clear that none of the existing or additional gates is unsatisfiable or 0-valid if none of the original gates are, so the process preserves being ∅-pruned and {}-pruned. The process adds no NOT-gates so it clearly preserves monotonicity. Any violation of the d-DNNF condition on the rewritten circuit witnesses a violation on the original circuit. Last, it is clear that any compatible order is still compatible with the result of the rewriting, as any violation of compatibility would witness a violation in the original circuit.
B.2 Homogenization
The proof will use the following definition:
and G >k satisfy the following properties: For every g ∈ G =i , for every t ∈ S(g), we have |t| = i, and For every g ∈ G >k , for every t ∈ S(g), we have |t| > k. Note that S(g) = ∅ is allowed in both cases. Note that in particular variable gates are all in G =1 if k ≥ 1, and they are all in
We will now prove the following strengthening of Proposition 4.1: Proposition B.3. For every l ∈ N, given a monotone l-augmented C with compatible order < and k ∈ N, we can construct in time
It is clear that this result implies Proposition 4.1. Indeed, to impose the desired semantics on the resulting circuit C , one can simply add a fresh OR-gate as the output gate of the k-homogenization C as the OR of the G =i for 0 ≤ i ≤ k. It is then clear that the circuit satisfies the required properties, and we easily check determinism on the fresh output gate in the sense of Definition 3.6 thanks to the fact that the valuations are disjoint (they have different weights).
We now prove Proposition B.3:
Proof of Proposition B.3. The construction essentially follows the classical homogenization technique introduced by Strassen [Str73], and will not use the input compatible order except for the definition of range gates. We first rewrite the input circuit C in linear time using Lemma B.1 to ensure that it is arity-two. We will write in(g) to denote the inputs of a gate g. Now, for every gate g of C, for every i ∈ N, we define the sets 
and g >k is an OR-gate whose inputs are
If g is an AND-gate, for every i ∈ [0, k], the gates g =i and g >k are defined as follows: (remember that C is arity-two so the following cases are exhaustive):
if |in(g)| = 0, then g =i and g >k are AND-gates with in(g =i ) := ∅ and in(g >k ) := ∅;
if |in(g)| = 1, writing in(g) = {g }, then g =i and g >k are AND-gates with in( By straightforward but somewhat cumbersome induction, it is easy to see that the gates g =0 , . . . , g =k and g >k indeed compute the sets S =0 (g), . . . , S =k (g) and S >k (g), respectively. Thus, C is a k-homogenization of C as claimed. Moreover, the construction for every gate g in C can be performed in time O(k 2 ), so the overall runtime of the algorithm is O(k 2 · |C|). It is clear that the resulting circuit C is monotone. If C has a compatible order <, we first show that < is a compatible order for C , so that C is l-augmented. Indeed, all AND-gates g ∧ with more than one input in C derive from the construction for an AND-gate g with inputs g 1 and g 2 in C. But then in g ∧ always has inputs (g 1 ) 1 i1 and (g 2 ) 2 i2 for 1 , 2 ∈ {=, >} and i 1 , i 2 ∈ [0, k]. Note that, by construction of C , the variables having a directed path to (g 1 ) 1i1 and (g 2 ) 2 i2 in C are subsets of those having a directed path to g 1 and g 2 respectively in C. Hence, as < is compatible with C, from the condition on g with inputs g 1 and g 2 in C, we deduce that the condition is satisfied for g ∧ in C . Hence, < is a compatible order for C . We last observe that the range gates that we create are not labeled with integer values that are larger than those of the original circuit or than k + 1, so C is indeed a monotone max(l, k + 1)-augmented circuit.
We last show that if C is a d-DNNF in zero-suppressed semantics then so is C . To do so, we show that the OR-gates of C are deterministic in the sense of Definition 3.6. To this end, consider an OR-gate g ∨ in C with at least two inputs. Only two cases can occur: g ∨ was introduced in the construction for an OR-gate g in C. In this case, the inputs of
Since g is deterministic, we know that, for all gates g , g ∈ in(g) with g = g , the sets S(g ) and S(g ) are disjoint. It follows that for every (g ) i , (g ) i ∈ in(g ∨ ) with g = g , the sets S((g ) i ) and S((g ) i ) are disjoint. Thus g ∨ is deterministic. g ∨ was introduced in the construction for an AND-gate g in C. In this case, the inputs of g ∨ are OR-gates with no inputs (which can never cause a violation of determinism because they capture the empty set), and AND-gates with inputs of the form (g 1 ) 1 i1 and (g 2 ) 2 i2 where 1 , 2 ∈ {=, >} and i 1 , i 2 ∈ [0, k]. Let now g and g be two inputs of g ∨ where g has the inputs (g 1 ) 1i1 and (g 2 ) 2 i2 and g has the inputs (g 1 ) 1 i 1 and (g 2 ) 2 i 2 . By inspection of the construction, we see that we cannot have 1 = 1 and 2 = 2 and i 1 = i 1 and i 2 = i 2 at the same time, that is, one of these equalities must be false. But then, depending on whether the false equality is on 1 or i 1 , or on 2 or i 2 , we have
Thus, in both cases S(g) ∩ S(g ) = ∅ by Lemma 3.8 and thus g ∨ is deterministic. Since in both cases g ∨ is deterministic, it follows, as claimed, that C is a d-DNNF in zero-suppressed semantics.
B.3 Reduction to Normal Form Proposition 4.3. Given a monotone augmented d-DNNF circuit C in zero-suppressed semantics with compatible order < and with S(C) = ∅ and S(C) = {{}}, we can build in O(|C|) a normal d-DNNF C , with < as a compatible order, such that S(C ) = S(C)\{{}}.
In the rest of this section, we prove Proposition 4.3 in multiple steps to ensure each condition.
The first step is to make the circuit ∅-pruned and {}-pruned. To do so, it will be convenient to reuse our homogenization process (Proposition B.3 of Appendix B.2) and our notion of homogenization of circuits (Definition B.2). We first show how to make circuits ∅-pruned while preserving being a d-DNNF and being homogenized: Lemma B.4. For any l ∈ N and monotone l-augmented circuit C with compatible order < such that S(C) = ∅, we can compute in linear time an equivalent ∅-pruned monotone laugmented circuit C with compatible order <. Further, if C is a d-DNNF in zero-suppressed semantics, then so is C , and if C is a k-homogenized for some k ∈ N then so is C . Proof. We first compute which gates g of C are unsatisfiable. It is easily seen that these gates are the following, which can be computed in linear time by processing C bottom-up: range gates labeled with i whose interval contains less than i variables (which we call unsatisfiable range gates); AND-gates with no inputs gates; AND-gates where one input gate is unsatisfiable; OR-gates where all input gates is unsatisfiable. We define the circuit C as C where we remove all unsatisfiable gates and all wires leading out of these gates. This can clearly be computed in linear-time. Further, C has a output gate (namely, the same as C), because as S(C) = ∅, we know that we have not removed the output gate of C.
We will show that, for every gate g of C , the set S(g) in C is the same as S(g) in C. This claim implies in particular that C is equivalent to C (when applying it to the output gate), and it shows that C is ∅-pruned: if some gate g is unsatisfiable in C , then g is also unsatisfiable in C, so g should have been removed in C . To see why the claim is true, observe that the only wires from a removed gate to a non-removed gate, i.e., from an unsatisfiable gate g to a satisfiable gate g , must be such that g is an OR-gate (otherwise it would be unsatisfiable too), and clearly removing the wire from g to g does not change the set captured by g .
Assuming now that C is k-homogenized for some k ∈ N, we can see from the previous claim that the same is true of C . Indeed, we can suitably partition the gates of C using the same partition as the one used for C.
Last, to see that C admits < as a compatible order, and that C is a d-DNNF in zero-suppressed semantics if C is, observe that we construct C from C by removing gates and removing input wires to the remaining gates, so this cannot introduce violations of the compatibility of < or the determinism of OR-gates.
We now show how to make the circuit ∅-pruned and {}-pruned, using the previous process and the homogenization process (Proposition B.3 of Appendix B.2). Proof. We use Proposition B.3 for k = 1 to compute in linear time in C a monotone max(l, 1)-augmented circuit C homog which is a 0-homogenization of C, which admits < as a compatible order, and which is a d-DNNF according to zero-suppressed semantics iff C is. Recalling now Definition B.2, we know that C homog has a gate g >0 such that S(g >0 ) = {t ∈ S(C) | |t| > 0, so choosing g >0 as the output gate of C homog we have indeed that S(C homog ) = S(C)\{{}}; in particular S(C homog ) = ∅.
We now apply Lemma B.4 to C homog , to obtain an equivalent ∅-pruned monotone max(l, 1)-augmented circuit C ∅ which is ∅-pruned, which is is still 0-homogenized, and which is a d-DNNF in zero-suppressed semantics if C is.
We last rewrite C ∅ to an equivalent circuit C . Recall that, as C is 0-homogenized, its gate set is partitioned in G =0 and G >0 , such that all gates of G =0 capture {{}} (they cannot capture ∅ as C ∅ is ∅-pruned), and no gates of the latter capture a set containing {} (and G >0 contains in particular the output gate). We define our final circuit C from C ∅ by removing all gates of G =0 and all wires leading out of them. Note that, by definition of homogenized circuits, we do not remove variable gates or the output gate. The construction of C is clearly in linear-time, and C is compatible with < and is a d-DNNF in zero-suppressed semantics if C is, because C is constructed from C ∅ by removing gates and input to remaining gates, which cannot introduce violations of these requirements.
We now show that for every gate g of C , its captured set S(g) in C is the same as S(g) in C ∅ . This claim implies in particular that C is equivalent to C ∅ (when applying it to the output gate), that C is ∅-pruned (any violation of this in C implies a violation of the fact that C ∅ is ∅-pruned), and it shows that C is {}-pruned: if {} ∈ S(g) in C for some gate g, then the same holds of g in C ∅ , so g ∈ G =0 and g should have been removed in C . To see why the claim is true, observe that when there is a wire from a gate g in C to a gate g in C , and g is removed and g is not, i.e., g ∈ G =0 and g ∈ G >0 , then we have S(g) ⊆ {{}}, and then as C is ∅-pruned we must have S(g) = {{}}. Hence, we know that g is an AND-gate, because if it were an OR-gate we would have {} ∈ S(g ) contradicting g ∈ G >0 . Now as {} is neutral for ×, we do not change the semantics by removing the wire.
Hence, C is a monotone max(l, 1)-augmented circuit with compatible order < that is ∅-pruned and {}-pruned, we have S(C ) = S(C ∅ ) = C homog = S(C)\{{}}, and if C is a d-DNNF in the zero-suppressed semantics then C homog , C ∅ , and thus C , also are. This concludes the proof.
The third step is to ensure that the circuit is collapsed and discriminative, but this is completely straightforward: Lemma B.6. For any l ∈ N and l-augmented circuit C with compatible order <, we can compute in linear time an l-augmented circuit C with compatible order < which is collapsed and discriminative. Further, if C is arity-two (resp., is ∅-pruned, is {}-pruned, is a d-DNNF in the zero-suppressed semantics, is monotone), then so is C .
Proof.
Simply merge all AND-gates with one input with their one input to make the circuit collapsed. This is clearly linear-time, and does not affect compatibility with <, OR-determinism, being arity-two, being ∅-pruned, or being {}-pruned.
Then, for every wire (g, g ) where the input gate g is not an OR-gate but the output gate g is an OR-gate, rewrite the wire by inserting an intermediate OR-gate, i.e., we create a fresh OR-gate g (the exit), and replace the wire (g, g ) by (g, g ) and (g , g ). This is clearly linear-time, ensures that the output is discriminative, and it does not affect any of the requirements.
Using these results, we can conclude the proof of Proposition 4.3:
Proof of Proposition 4.3. We first apply Lemma B.5 to make the circuit ∅-pruned and {}-pruned. We then apply Lemma B.1 to make it arity-two. We last apply Lemma B.6 to make it collapsed and discriminative.
As in Appendix A, we will need in Section 7 to apply the process described in this section to non-augmented circuits that have no compatible order but are decomposable. The claim is as follows, and it is straightforward to verify, because all transformations described in this section do not introduce range gates if their input does not contain range gates, and do not depend on the compatible order except to define the semantics of range gates and to ensure decomposability.
Remark B.7. If the input circuit C to Propositions 4.1 or B.3 has no range gates and no compatible order, but is decomposable, then the construction still works, and the output still does not have range gates and is still decomposable. The same is true of Proposition 4.3.

C Proofs for Section 5 (Indexing OR-Components) Lemma 5.3. For any normal d-DNNF C, each OR-component of C is a multitree.
Proof. Assume by contradiction that an OR-component is not a multitree, so it has two gates g and g such that there are two different directed paths π 1 and π 2 from g to g . As π 1 and π 2 are two different paths to the same gate g , there must be a gate g with inputs g 1 = g 2 such that π 1 goes through g 1 and g , and π 2 goes through g 2 and g . As C is ∅-pruned, S(g ) is non-empty, so let t ∈ S(g ). As C is {}-pruned, t is non-empty. The directed paths π 1 and π 2 witness that t ∈ S(g 1 ) and t ∈ S(g 2 ), and this violates the determinism condition on the OR-gate g .
XX:25 Theorem 5.4. Given a normal d-DNNF C, we can compute in O(|C|) a structure called OR-index allowing us to do the following: given an OR-gate g of C, enumerate the exits of g in its OR-component K, with constant delay and memory usage O(log |K|).
In order to prove Theorem 5.4, thanks to Lemma 5.3, it suffices to show the following general result on multitrees, where a leaf of a multitree T is a vertex n with no edge to a vertex of T : Theorem C.1. Given a multitree T , we can compute in linear time a data structure allowing us to perform the following: given n ∈ T , enumerate the leaves of T that are reachable from n with constant-delay and memory usage in O(log |T |).
This theorem allows us to compute the required OR-index. Indeed, we can compute the OR-components of C in linear time, go over each OR-component K, and apply the theorem to the reverse of K (in which exits are leaves), which is still a multitree. The result over all OR-components is an index that allows us, given any OR-gate g in C, to enumerate the exits of g with constant delay and with the claimed memory usage. This computation is linear-time overall, and concludes the preprocessing of our input circuit. All that remains is to prove Theorem C.1, which we do in the rest of this appendix.
Given a multitree T , we will show how to compute in linear time a multitree Q(T ) labeled with leaves of T and a mapping q from T to Q(T ) such that the leaves reachable from a node n ∈ T correspond (in a one-to-one correspondence) to the labels of the nodes reachable from q(n) ∈ Q(T ). This ensures that, by enumerating the labels of the nodes reachable from q(n) in Q(T ), we enumerate the leaves reachable from n in T .
We then show that this second task is easy, as the nodes of a multitree T reachable from a node n ∈ T can be enumerated in constant delay with a simple tree traversal.
Finally, we improve on the tree traversal so that the memory usage is logarithmic in the size of the multitree.
Transformation of T into Q(T ).
Let T be a multitree, and let us explain how to construct Q(T ). We may assume without loss of generality that T is binary. Indeed, if this is not the case, we simply consider all nodes of T with more than two children and replace them by binary trees in the obvious way. This transformation does not change the leaves that are reachable from the original nodes, so it suffices to solve our enumeration problem on the new binary tree.
We create Q(T ) by a bottom-up traversal of T , and consider every node n of T from the leaves to the root:
If n is a leaf, we introduce a leaf node q(n) in Q(T ). If n is an internal node with a single child n , we introduce a node q(n) in Q(T ) and connect it as a parent of the children of q(n ) in Q(T ) if they exist (note that they must already have been constructed). If n is an internal node with two children n 1 and n 2 , we introduce two nodes q(n) and c(n) in Q(T ). We connect q(n) as a parent of c(n), and connect c(n) as a parent of the children of q(n 1 ) and q(n 2 ) in Q(T ) in they exist (again, they have already been constructed).
This completes the construction of Q(T ). We show that it is a binary multitree. Indeed, it is immediate to see that whenever there is an edge in Q(T ) from a node c(n) or q(n) to a node c(n ) or q(n ), then either n = n or n is a descendant of n in T . Hence, Q(T ) is acyclic, and if there is a path from c(n) or q(n) to c(n ) or q(n ) in Q(T ), then there is a path from n to n in T , so any violation of the fact that Q(T ) is a multitree would imply a violation in T . This shows that Q(T ) is a multitree. Further, it is immediate to show by induction that all nodes of the form q(n) have at most one child, and then the nodes of the form c(n) have at most two children, so indeed Q(T ) is binary.
We now describe how to label each node n of Q(T ) with a leaf of T , which we write λ(n ). Our construction will ensure the following property: for any node n ∈ T , the leaves reachable from n in T are in a one-to-one correspondence with the labels of nodes reachable from q(n) in T . More precisely, for each leaf of T reachable from n, there is exactly one node reachable from q(n) in T such that λ(q(n)) = , and, conversely, for every node n reachable from q(n) in T , the leaf λ(n ) is reachable from n in T . We describe the construction in a bottom-up fashion on nodes n of T , and show that the property is verified for n:
If n is a leaf, we set λ(q(n)) := n. This clearly satisfies the property. If n is an internal node with a single child n , we set λ(q(n)) := λ(q(n )), which was defined before. Since we reach the same leaves from n and n in T , the property is satisfied by induction. If n is an internal node with two children n 1 and n 2 , we set λ(q(n)) := λ(q(n 1 )), and λ(c(n)) := λ(q(n 2 )), which were both defined before. We now explain why this is correct. The set of leaves reachable from n in T is the union of the leaves reachable from n 1 and n 2 , and this union is disjoint because T is a multitree. Now, the set of nodes reachable from q(n) in T contains q(n), c(n), and the nodes reachable from q(n 1 ) or q(n 2 ) except q(n 1 ) and q(n 2 ) themselves. So our choice of labels clearly guarantees the desired property by induction.
Enumeration phase. Given a node n ∈ T , thanks to the property of Q(T ) that we just showed, we can enumerate the leaves reachable from n in T simply by traversing the tree rooted in q(n). Our enumeration state is a stack S of nodes in the multitree Q(T ) that have yet to be processed. At the beginning of the enumeration, S = {q(n)}. At each step of the enumeration, we pop a node n of T from S, push the children of n (if any) back into S, and then output λ(n ).
The stack S can be implemented with a linked list, so that we can push and pop elements in constant time. It is immediate that this algorithm can indeed enumerate in constant delay the labels of the nodes reachable from an node q(n) of Q(T ). So we have solved our initial enumeration problem on T : given a node n ∈ T , we enumerate the nodes reachable from q(n) in Q(T ) as we explained, and by the property that we showed, the process enumerates exactly the leaves of T reachable from n.
Memory usage. We now explain how to refine the preprocessing and enumeration process to satisfy the logarithmic memory bound. We define the weight w(n) of a node n in a multitree to be the number of nodes reachable from a node n, including n itself.
The memory usage of our enumeration algorithm is the maximum size of the state maintained during the enumeration, i.e., the maximum size reached by S. Given a node n ∈ T , if the tree rooted in q(n) is unbalanced then S may contain as many as w(q(n))/2 nodes. We now show how to get a tighter, logarithmic bound on memory usage by choosing the order in which we traverse Q(T ).
We first pre-compute the weight of all nodes of Q(T ) in linear time in a bottom-up fashion, as part of our preprocessing. Now, at each step of the enumeration, we pop a node from S (which is the last inserted still in S) and then push its children onto S. When there are two children, we make sure that the child with greater weight is pushed first.
We claim that at every step of the enumeration for a node q(n) of T corresponding to n ∈ T , the weight of a node in S is greater or equal to the sum of the weights of nodes in S that were inserted afterwards, i.e., that precede the node in S. We show the claim by induction along the enumeration process:
At the beginning of the enumeration S contains only q(n) and the claim is vacuous. At each step of the enumeration, we pop the first node and we push back its children, of which there are at most two. The property holds for all the nodes of the new stack that already existed in the old stack, since the total weight of the nodes we push back (i.e. the children) is the weight of the popped node minus one. The property also holds for the newly added nodes, because we add the node with bigger weight first.
Hence, we have shown our claim by induction. Thus, let us consider any point of the enumeration algorithm, write the stack S = (s 1 , . . . , s p ) , and show that p = O(log |T |). We assume in particular that p ≥ 2, otherwise there is nothing to show. Let us define a sequence (T i ) by T 1 := 1 and T i+1 := j≤i T j : it is clear by induction from our previous claim that, for all 1 ≤ q ≤ p, we have w(s q ) ≥ T q . Now, it is easy to see that T i = 2 i−2 for i ≥ 2, so we have w(s p ) ≥ 2 p−2 . Remember now that the weight of a node in S cannot exceed w(q(n)), because all nodes in S are reachable from q(n). So we must have w(s p ) ≤ w(q(n)), and w(q(n)) ≥ 2 p−2 . This clearly implies that p = O(log(w(q(n))), in particular p = O(log |T |). Hence, the stack is always of size logarithmic in |T |, which proves the memory usage claim.
D Proofs for Section 6 (Enumerating Assignments)
D.1 Compressed Traces
Lemma 6.2. For any compressed trace T of a normal circuit C and minimal valuation ν for T and C, we have |T | ≤ 6 · |ν|.
Proof. First observe that, as C is {}-pruned, C (hence T ) cannot contain AND-gates with no children, or range gates labeled = 0 or ≥ 0. Hence, each leaf of T is either a variable gate or a range gate capturing a non-empty set. Remember further that, as C has a compatible order, no two leaves can share a common variable. Hence, each leaf of T contributes at least one to the Hamming weight of a minimal valuation ν, so that, letting n be the number of leaves of T , we have |ν| ≥ n.
As C is arity-two and collapsed, each AND-gate of T has exactly two children, and by definition of a compressed trace each OR-gate of T has exactly one child. Letting n be the number of AND-gates in T , it is then clear that n = n − 1. Call AND-gates, variable gates, and range gates useful: their number is n + n . It suffices to show that the number n of OR-gates of T is at most 2(n + n). This follows if we can show that, for each useful gate, one of its parent, grandparent, and great-grandparent in T is also useful (or is undefined, in the case of the root). Indeed, this implies that n ≤ 2(n + n) because, if each useful gate covers its parent and grandparent, this guarantees that all non-useful gates (namely, all OR-gates) are covered. The reason why a parent, grandparent, or great-grandparent of a useful gate must be useful is that, whenever T contains an OR-gate, it is either an exit and then its one child is not an OR-gate so it is useful, or it is not an exit, in which case its one child is an exit. So we have shown the desired inequality, which concludes the proof.
Proposition 6.3. Given a normal d-DNNF C with its OR-index, we can enumerate its compressed traces, with the delay to produce each compressed trace T being in O(|T |).
Proof. We define inductively an algorithm to enumerate the sequence of partial compressed traces in C rooted at a gate g as follows:
If g is a variable, produce the one element of its singleton sequence of compressed traces and halt immediately. If g is an OR-gate, enumerate with constant delay its sequence of reachable exits, using the precomputed OR-index: as the circuit is normal, this sequence is non-empty. For each reachable exit g , letting g be its one input gate, enumerate the sequence T (g ) of partial compressed traces rooted at g . For each such compressed trace C, produce C {g, g }. Halt when the enumeration of reachable exits has halted with the last such gate g , and the enumeration of partial compressed traces rooted at g has halted.
If g is an AND-gate, as the circuit is normal it has exactly two inputs. Enumerate the sequence of partial compressed traces T (g 1 ) rooted at its first input g 1 . For each trace C 1 ∈ T (g 1 ), enumerate the sequence T (g 2 ) of partial compressed traces rooted at its second input g 2 . For each such trace C 2 , produce {g} C 1 C 2 . Halt when the enumeration of compressed traces of T (g 1 ) has halted with a with the last such trace C 1 and the enumeration of T (g 2 ) has also halted.
Running the algorithm on C is simply running it on the output gate g 0 . We claim that the delay of this algorithm when producing a compressed trace T is in O(|T |). To see why, observe that the state when we start to enumerate the next valuation consists of gates of C where the enumeration has not yet halted, or (in the case of left children of AND-gates) where enumeration has halted but where the previous compressed trace will be reused in full. At each node that we consider in the algorithm, we perform a constant amount of computation (in particular, for OR-gates, we use the OR-index), and then we output that gate as part of the compressed trace. Hence, the algorithm performs a constant number of steps at a set of gates which is a subset of the gates of the compressed trace which is output, so the claim holds. (In particular, when the enumeration at one gate halts, the end of the computation at that gate is accounted as part of the last compressed trace using a recursive call at that gate, but it is not considered when producing the next compressed trace (which may not include that gate).)
D.2 Enumerating Valuations of a Compressed Trace
Proposition 6.5. We can enumerate the solutions to the assignment enumeration problem for < on C var , with each solution t being produced with delay linear in its size |t|.
To prove this result, it will be convenient to enumerate assignments following the lexicographic product of the individual orders: Definition D.1. Given two sets S 1 , S 2 with orders ≤ 1 , ≤ 2 , the lexicographic product
. The lexicographic product of two totally ordered sets is clearly a total order, and the lexicographic product operation is clearly associative, so this definition extends to an arbitrary number of sets and yields a total order.
We show the following general lemma about enumeration in the lexicographic order: Proof. We run the enumeration algorithm for each S j . To produce the first enumeration result, we enumerate the first element of each S j with its algorithm, and we find the largest 1 ≤ j ≤ n such that the element of S j that we enumerated is not the last one: this obeys the delay bound, because, as the S j do not contain the empty assignment, the time required to iterate over all the S j is linear in the total size of the enumerated solution. Now, at each stage of the global enumeration algorithm, we remember the last element of the product that we enumerated, the corresponding enumeration state in each S j , and the largest 1 ≤ j ≤ n such that the element of S j that we enumerated is not the last one. To produce the next element, enumerate the next element e of this S j , and then compute first element e j → for S j → for j < j → ≤ n as when producing the first enumeration result (this may be empty if j = n). Finally, we go over all S j to update our value for j. We then produce our enumeration result: it is composed of the element of the product of the S j ← for 1 ≤ j ← < j that we had enumerated in the round before, of the element e ∈ S j that we just enumerated, and the e j → for j < j → ≤ n. The delay of this is the delay of writing the solution, which is linear in its total size, plus the delay of going over the S j , which is linear in the total size as above, and the delay of enumerating e ∈ S j and the e j → , which is less than the total size again, so we obey the bound.
We will use Lemma D.2 to enumerate the solutions to the assignment enumeration problem (recall Definition 6.4), and we will do so in two steps. We will first reduce to the case where all constraints j are equalities. Then we will enumerate valuations in this case.
To reduce to equalities, we will define the range R j of the interval [g
for 1 ≤ j ≤ n as the singleton {i j } if j is =, and the range {i
} if j is ≥; note that this set is non-empty. The range R of the product is simply R 1 × · · · × R n . We can talk of an element t 1 × · · · × t n of the product of the intervals as realizing the vector (|t 1 | , . . . , |t n |) of R, which we call a histogram: clearly all such elements realize a histogram of R (so the values of R partition the assignments), and conversely every value of R is the histogram of some element (i.e., the classes of the partition are non-empty). Thus, to prove Proposition 6.5, we can enumerate the histograms of the range R, and then enumerate the assignments corresponding to this histogram.
It is clear that, for each range R j , we can enumerate the integers that it contains with constant delay since we are working in a RAM model. Hence, by Lemma D.2, we can enumerate the histograms of R with delay linear in n, i.e., the number of entries in the histograms. Note now that n is always less than the size of any assignment that realizes it because the i j and thus the number of inputs chosen from each interval [g
is strictly positive, so the delay when enumerating a histogram is within the allowed delay to enumerate an assignment. Note that, as each histogram is realized by at least one assignment, the delay when enumerating a histogram is paid at most once when enumerating an assignment.
Hence, it suffices to study the enumeration of assignments that satisfy a fixed histogram, i.e., where j is = for each 1 ≤ j ≤ n. Let S q for a set S and a non-negative integer q denote the set of all subsets of size q of S. We make the following observation. and = i i , . . . , = i n be an instance of the assignment enumeration problem where all cardinality constraints are equalities. Then the assignments to be enumerated on the given instance are exactly
Proof. By definition of the assignment enumeration problem, when choosing for each j ∈ [n] an assignment t j of size i j from [g
, we have that t 1 × . . . × t n has to be enumerated. Conversely, every assignment a that has to be enumerated decomposes as a 1 × . . . × a n with |a j | = i j and thus t ∈
Hence, applying Lemma D.2 again, it suffices to argue that we can enumerate the elements of the
in delay linear in the size of the produced elements, i.e., linear in i j . We will see the elements of [g
as ordered according to <, which allows us to define a lexicographic order on
. It is then known that we can enumerate such elements with delay linear in i j ; we refer the reader to e.g. [Knu05, Section 7.2.1.3] where implicitly the following is shown.
Proposition D.4. Given a set S of p ordered elements and q ∈ N, the following tasks can be performed in time O(q):
compute the lexicographically minimal combination of q elements from S, and given a combination of q elements from S, compute the lexicographically next such combination if it exists.
Hence, by Lemma D.2 we can enumerate the assignments satisfying a histogram, producing each assignment with delay linear in its total size. This concludes the proof of Proposition 6.5.
D.3 Putting Things Together
We are now ready to put things together to prove our main results. We first show:
Proposition D.5. Given a normal d-DNNF C with its OR-index, we can enumerate the elements of S(C), producing each assignment t with delay O(|t|).
Proof. The enumeration algorithm consists of two nested loops: In the outer loop, we enumerate the compressed traces T of C with the help of Proposition 6.3. In the inner loop, we enumerate for each T the satisfying assignments with Proposition 6.5. Since C is deterministic, each satisfying assignments of C is captured by exactly once compressed trace. Consequently, we enumerate every satisfying assignments of C exactly once, so the algorithm is correct.
To analyze the delay of the algorithm, note that, to enumerate a valuation ν, in the worst case we have to first enumerate the next compressed trace T of C and then compute the valuation ν as a valuation of T . The first part takes time O(|T |) by Proposition 6.3 which by Lemma 6.2 is O(|ν|). The second part takes time O(|ν|) by Proposition 6.5. So the overall delay to produce ν is O(|ν|) as claimed.
We are now ready to prove our first main result:
Proof of Theorem 2.1. Given C, we first deal with two special cases. We first check if C has any satisfying assignments. If not, we are done at this point and stop. Note that this consistency check can be done in linear time [Dar01] .
The second special case is that we check if C is satisfied exactly by {{}}. If so, we print out {} and are done. This test can also be done in linear time as follows: First check if {} satisfies C. This can be done in linear time by substituting all inputs by 0 and then evaluating C. Afterwards, we check if C is satisfied by exactly one valuation. Since satisfying assignments of a d-DNNF can be counted in linear time [DM02] , this is also a linear time test.
In the remainder of the proof, we may now assume that the set S of valuations satisfying C is such that S = ∅ and S = {{}}.
We now infer a compatible order < for C. As discussed in Section 3, this is easy to do in linear time, assuming we are given a v-tree. Next, we proceed with Proposition 3.9 to compute a monotone 0-augmented d-DNNF C in zero-suppressed semantics having < as a compatible order such that S(C ) = S. We then use Proposition 4.3 to compute a 1-normal d-DNNF C which has < as a compatible order and is such that S(C ) = S(C ) \ {{}}. Finally, we compute the OR-index of C with Theorem C.1.
Before we start the enumeration phase, we check if {} satisfies C. If so, we enumerate {} as the first valuation. Afterwards, we use Proposition D.5 to enumerate the valuations in S \ {{}}.
By inspection of the individual results used in this algorithm, it is obvious that the satisfying assignments of C are correctly enumerated. Moreover, the linear runtime bound on the preprocessing follows by the fact that all individual steps can be performed in time linear in their input size. The bound on the enumeration delay follows directly from Proposition D.5.
The proof of Theorem 2.2 is identical to that of Theorem 2.1 except for the fact that we make an additional preprocessing step. After using Proposition 3.9, we compute a circuit C k that is satisfied exactly by the satisfying assignments of C with Hamming weight at most k with Proposition 4.1. We then proceed as in the proof of Theorem 2.1. Note that this slightly increases the runtime of the preprocessing from O(|C|) to O(k 2 · |C|). This appendix section proves Theorem 7.3; we later explain in Appendix E.2 how we can use this result to deduce MSO enumeration results using our main results. The key ingredient of the proof of Theorem 7.3 is our existing construction for provenance of MSO queries on treelike instances [ABS15], using automaton determinism to obtain a d-DNNF [ABS16] . However, for readability, we give a self-contained proof of this result, which focuses on the case of trees. The rewritten proof presented here is also useful to show upwards-determinism and deduce constant memory bounds for enumeration (see Appendix F).
E Proofs for Section
We introduce some additional notation. Given a Γ-tree T , we will write λ(n) to denote the label in Γ of a node n of T ; in other words, the labeling function λ is part of the Γ-tree, but we do not write it explicitly for brevity. We will write Leaf(T ) for the set of leaves of a Γ-tree T . Remember that we often identify T with its set of nodes when no confusion can ensue.
Further, we will write Assign(ϕ, T ) to denote the set of assignments of an MSO formula ϕ(X 1 , . . . , X k ) on Γ-trees with free second-order variables on a Γ-tree T , i.e., the set of assignments A on schema X and domain T such that T satisfies ϕ(A 1 , . . . , A k ) with the A i defined as in Definition 7.2.
To prove Theorem 7.3, somewhat similarly to Sections 3.3.2 and Sections 3.3.3 of [Bag13] , it will be useful to assume that assignments are only considered on leaves, and that the MSO formula only has one free second-order variable. We will explain how to do this, up to extending the size of the alphabet. Definition E.1. Let Γ be a finite alphabet of labels, let X = X 1 , . . . , X k be a tuple of second-order variables which we see as labels disjoint from Γ, and let ⊥ be a fresh node label. Let Γ X := Γ {⊥, X 1 , . . . , X k }. A Γ X -assignment tree (T, µ) is a Γ X -tree T and a mapping µ from Leaf(T ) to a domain D called the domain of the assignment tree. We impose the following requirements:
The labels X 1 , . . . , X k are used only on leaf nodes, and conversely every leaf node carries a label of this set. Formally, we require Leaf
The mapping µ is computable in constant time, i.e., we can read the image by µ of a leaf node of T directly from that node. If µ(n) = µ(n ) for two leaves n = n of T , we require that λ(n) = λ(n ). For any Γ X -assignment tree T and subset U ⊆ Leaf(T ), the X-assignment α(U ) of U is defined as { λ(n) : µ(n) | n ∈ U }. Note that this set is without duplicates thanks to our requirement on µ above, and it is an assignment on schema X and domain T .
We now claim that, up to increase the size of the formula, we can rewrite an MSO formula so that it has only one free variable and only answers that include leaves need to be considered:
trees with one free second-order variable that has the following property: given any Γ-tree T , we can compute in linear time a Γ
X -assignment tree (T , µ), whose domain is the nodes of T , such that the assignments of ϕ on T are exactly the Γ X -assignments of the answers of ψ on T ; formally:
Proof. We rewrite ϕ(X 1 , . . . , X k ) to an MSO formula ψ(Y ) on Γ X -trees, by creating the free second-order variable Y and replacing each atom of the form X i (x) for a first-order variable x and free second-order variable X i by ∃y Y (y) ∧ X i (y) ∧ Φ(x, y), where Φ is a constant-sized MSO subformula asserting that y is a descendant of x and the path from x to y in the tree passes only through nodes labeled ⊥.
We now describe the linear-time rewriting of input trees. We rewrite an input Γ-tree T to a Γ X -assignment tree (T , µ) consisting of a Γ X -tree T and function µ from Leaf(T ) to T (written directly on the leaves to ensure constant-time computability). We do so by adding, for every node n of T , k fresh descendants n 1 , . . . , n k that we connect to n by a binary tree of fresh nodes labeled ⊥. Each n i is labeled with X i and mapped by µ to n. It is clear that this process runs in linear time, remembering that k is a constant. Further, it is clear that (T , µ) uses X i only on leaf nodes, and exactly on such nodes; and that µ satisfies the requirement that it does not map to the same element of T two leaves of T carrying the same label.
Last, it is immediate that the answers of ψ on T map to the assignments of ϕ on T in the prescribed way. Indeed, the rewriting of ϕ to ψ clearly ensures that U ⊆ Leaf(T ) is an answer to ψ iff (U 1 , . . . , U n ) is an answer to ϕ, where U i contains the nodes of T whose fresh descendant labeled X i and connected by a ⊥-path in T is in U . This is the case iff the X-assignment of U on X and T is an assignment to ϕ.
Thanks to this result, we can restrict our study to MSO formulae ψ(Y ) with only one free variable, and to answers of ψ that only contain leaves of the tree. We will now state a Remembering that we are only considering answers to the input MSO formula ψ(Y ) that consist of leaf nodes, this lemma allows us to assume a Boolean formula χ on Γ-trees and to study the leaf valuations ν of an input Γ-tree T such that the χ accepts ν(T ). Our goal is to obtain a circuit which captures these leaf valuations (represented as assignments) under zero-suppressed semantics. In other words, the circuit will have variable gates that correspond to the nodes of T , and its captured set should be exactly the assignments corresponding to leaf valuations of T that make it satisfy χ.
To compute this circuit, we will be going through tree automata. To this end, it will be simpler to think of automata that read ordered trees, i.e., there is an order on the children of each internal node; we will define automata accordingly but will ensure that this order is inessential. It will also be simpler to assume that input trees are full, i.e., every node has either 0 or 2 children. To do this, we can always add a fresh symbol ⊥ to the alphabet, with its two labeled versions (⊥ , 0) and (⊥ , 1), and add fresh leaves to Γ-trees labeled ⊥ to make them full. One would then rewrite the MSO formula to relativize quantification to nodes that are not labeled ⊥ (i.e., do not quantify over them), and add a constant-sized formula asserting that these nodes are all labeled 0 so that they never occur in assignments.
We thus define deterministic bottom-up tree automata in the standard way:
Definition E.5. A bottom-up deterministic tree automaton on Γ-trees that are full and ordered (and binary), called a Γ-bDTA for brevity, is a tuple A = (Q, F, ι, δ) where: 1. Q is a finite set of states; 2. F is a subset of Q called the accepting states; 3. ι : Γ → Q is an initialization function which determines the state of the automaton on a leaf node from the label of that node; 4. ∆ : Γ × Q 2 → Q is a transition function which determines the state of the automaton on an internal node from its label and the state of the automaton on its two children. As our trees are unordered, we require that the order in which the automaton reads the children of a node never matters, i.e., for every l ∈ Γ and q 1 , q 2 ∈ Q, we have δ(l, q 1 , q 2 ) = δ(l, q 2 , q 1 ).
Given a Γ-tree T , we define the run of A on T as the function f : T → Q defined by: 1. For every leaf l of T , we have f (l) := ι(λ(l)); 2. For every internal node n of T with children n 1 and n 2 , we have f (l) := δ(λ(n), f (n 1 ), f (n 2 )).
We say that the bDTA A accepts a Γ-tree T if, letting n r be the root of T , the run f of A on T is such that f (n r ) ∈ F .
We now use the well-known fact that Boolean MSO formulae on Γ-trees can be rewritten to equivalent Γ-bDTAs, using the standard translation of Thatcher Having fixed our Boolean formula χ on Γ-trees, let us compute accordingly such a Γ-bDTA A. Remember that, given a Γ-tree T , we want to compute a a circuit whose captured set under zero-suppressed semantics is the set of assignments representing leaf valuations ν of T such that A accepts ν(T ). We call this the assignment set of the automaton A on the tree T . The following definition is inspired by the provenance notions in [ABS15], but changed to work only on leaves.
Definition E.7. Let A be a Γ-bDTA, and T be a Γ-tree. The assignment set α(A, T ) of A on T is the set {α(ν) | ν ∈ LVal(T ), A accepts ν(T )}.
We then give a construction inspired to Proposition 3.1 of [ABS15], but rephrased in the terminology of factorized representations, and simplified by limiting the uncertain labels to leaves. We also observe that the result is deterministic thanks to the determinism of the automaton, as in Theorem 6.11 of [ABS16] . Note that C is not an augmented circuit, but as it is decomposable, the set S(C) of assignments of C in zero-suppressed semantics (in the sense of Definition 3.6, or Lemma 3.8) is well-defined (recall Remark A.10).
Proof of Proposition E.8. We compute the circuit C in a bottom-up fashion on T . We consider each node n of T with label λ(n) ∈ Γ.
If n is a leaf node, for b ∈ {0, 1} we let q b := ι ((λ(n), b) ), and we create the following gates in C:
One OR-gate g q n for each q ∈ Q with the following inputs: If q = q 0 , one AND-gate with no inputs. If q = q 1 , one variable gate corresponding to the node n If n is an internal node with children n 1 and n 2 , we create the following gates in C:
One AND-gate g q1,q2 n for each q 1 , q 2 ∈ Q whose inputs are g q1 n1 and g q2 n2 ;
One OR-gate g q n for each q ∈ Q with inputs the g q1,q2 n for each q 1 , q 2 ∈ Q such that δ ((λ(n) 
The output gate g 0 is a ∨-gate of the g q nr for q ∈ F , where n r is the root of T . It is clear that the construction of C runs in the prescribed time bound, because the processing that we perform at each node of T is linear in |A|, specifically, in the table of the transition function δ of A.
annotated with 1 in a valuation, this does not change the captured set of the circuit. Further, it clearly cannot alter decomposability, nor can it alter determinism because the captured set S(g) of each gate g after this transformation are a subset of the set previously captured by gate g. If n is a leaf of T which is in T , recalling that its label λ(n) is necessarily in X 1 , . . . , X k , replace the singleton n by λ(n) : µ(n) . By the condition on µ, this cannot break decomposability or determinism, because it is a bijective renaming of the variable gates.
Hence, the result C is a monotone d-DNNF in zero-suppressed semantics. We now show that it captures the assignments of ϕ on T . For the forward direction, consider an assignment A of ϕ on T . By Lemma E.2, there is a subset U of leaves of T such that α({ Y : n | n ∈ U }) = A and T satisfies ϕ(U ). By Lemma E.4, the leaf valuation ν U obtained from U is such that ν U (T ) satisfies χ, and clearly if we expand ν U to a valuation of T that sets to 0 the additional leaves of T we know that ν U (T ) satisfies χ . Hence, by Theorem E.6, we know that A accepts ν U (T ), so by Proposition E.8 the assignment U corresponding to ν U is captured by C. Now, our rewriting ensures that, as
For the backward direction, consider an assignment A captured by the monotone d-DNNF C . Considering its preimage in C, this means that C captures an assignment U , i.e., a set of leaves of T , that are all in T and such that α({ Y : n | n ∈ U }) = A. Now, by Proposition E.8 we know that, letting ν U be the leaf valuation of T defined by setting the nodes of U to 1 and setting all other nodes to 0, the automaton A accepts ν U (T ). By Theorem E.6, this implies that ν U (T ) satisfies χ , hence ν U (T ) satisfies χ, hence, by Lemma E.4, T satisfies ψ(U ), and by Lemma E.2 we know that T satisfies ϕ(A). This concludes the correctness proof.
E.2 Proof of MSO Enumeration Results
We now explain formally how our results can be used to re-prove the existing result of [Bag06, KS13] , once we have restricted to Γ-trees. Note that, unlike what we defined in the main text, this result does not only focus on data complexity: the goal is to justify the O(k · |T |) claim for the delay given in the main text. Proof. For the preprocessing phase, we use Theorem 7.3 to compute in linear-time a monotone circuit C which is a d-DNNF in zero-suppressed semantics and captures the assignments of ϕ on T . Note that we have not shown a compatible order for C, but it has no range gates, so we know by Remark B.7 that we can apply the results of Section 4 to the circuit, and the same is immediately true for Sections 5 and 6.
We further know that this circuit is upwards-deterministic by Claim F.3 (see Appendix F), so we can apply the linear-time preprocessing scheme of Theorem F.2 as well as its enumeration scheme. This runs in delay linear in each assignment, which is always in O(k · |T |), i.e., constant delay (O(k)) if the size of assignments is constant, which is in particular the case if the free variables of ϕ are second-order translations of free first-order variables. We then rewrite each assignment (set of singletons) to the answer that it represents, in time linear in each assignment. The memory usage is linear in each assignment thanks to Theorem F.2. Proof. The fact that C is decomposable, i.e., a DNNF, is thanks to the requirement on d-representations which imposes that gates have a schema, with union always having input gates of the same schema, and product always having input gates of disjoint schemas. This requirement clearly disallows in particular that some singleton has a path to two different inputs to a product gates. Note that C is not an augmented circuit, but as it is decomposable, its set of assignments S(C) in zero-suppressed semantics (in the sense of Definition 3.6, or Lemma 3.8) is well-defined (recall Remark A.10). The claimed result on S(C) then follows immediately from Lemma 3.8.
E.3 Factorized Representations
Theorem 7.5. The tuples of a deterministic d-representation D over a schema S can be enumerated with linear-time preprocessing, delay O(|S|), and memory O(|S| log |D|).
Proof. Let D be a deterministic d-representation, and let C be the corresponding monotone circuit as in the statement of Lemma 7.4, such that the set S(C) captured by C is the relation represented by D: we know that C is decomposable. The circuit C is not exactly deterministic because the determinism requirement of [OZ15] only requires that they are no duplicate tuples in the captured set of the output gate g 0 . However, it is easy to see that this requirement implies that, for every OR-gate g, there are no duplicates when computing S(g), unless g has no directed path to g 0 or it is "absorbed" later in the circuit (i.e., we only use its value conjoined with gates capturing ∅). Hence, we rewrite C to C by removing gates with no directed path to g 0 , and by computing bottom-up in linear time which gates capture exactly ∅ (as in Lemma B.4), and replace them by OR-gates with no inputs: this does not change the set captured by C (indeed, the sets captured by all remaining gates), and C is still decomposable. Now, it is clear that the determinism requirement of [OZ15] on S(g 0 ) in C, hence on S(g 0 ) in C , imposes that all OR-gates are deterministic, because any violation of determinism on a gate g would imply a duplicate in S(g), hence in S(g 0 ), following a directed path from g to g 0 , and observing that the duplicate can never be lost at an OR-gate along the path, or at an AND-gate (this uses the fact that no gate captures ∅). Hence, C is a d-DNNF in zero-suppressed semantics such that S(C ) is the relation represented by D.
We note that C does not have a compatible order, but again it is decomposable and does not have range gates, so the process in Sections 4-6 still applies to it (see in particular Remark B.7), because the process does not introduce range gates, and does not use the order except to define the semantics of range gates and to guarantee decomposability. So we can simply use Proposition 4.3 to compute a normal monotone circuit C capturing the same set as C (it is not necessary to apply homogenization because C already captures tuples of the correct weight), we apply Theorem C.1, and last we enumerate following Proposition D.5. We handle the special cases of {{}} and of circuits capturing ∅ like in the proof of Theorem 2.1 in Appendix D.3. Thus, we can enumerate the tuples of C , hence of D, with linear-time preprocessing, delay in O(|S|), and memory O(|S| log |D|) as in Theorem 2.1.
F
Constant-Memory Enumeration for Upwards-Deterministic Circuits
Remember that our enumeration results of Theorem 2.1 and Theorem 2.2 use memory in O(|O| log |I|), where |I| is the size of the input circuit and |O| is the size of each output. The factor in |O|, which is constant for constant-sized outputs, is obviously difficult to avoid. However, the same is not true of the logarithmic factor in the input, which comes from the indexing construction on multitrees of Theorem 5.4 in Section 5. In this appendix, we explain how the memory usage of the enumeration phase of Theorem 2.1 and Theorem 2.2 can be improved to O(|O|), under an additional hypothesis on the input circuit which allows us to bypass Theorem 5.4. We first present this condition, called upwards-determinism, and claim that enumeration for such circuits can be performed using memory linear in the size of each valuation (Theorem F.2). Second, we show that the circuits produced for MSO enumeration in Theorem 7.3 are upwards-deterministic. Third, we prove Theorem F.2.
F.1 Upwards-Deterministic Circuits
We define upwards-deterministic circuits in the following way: Definition F.1. A wire (g, g ) of C is pure if g is an OR-gate, or if g is an AND-gate and all its other inputs are 0-valid. A gate g is upwards-deterministic if g is unsatisfiable or there is at most one gate g such that (g, g ) is a pure wire of C. We call C upwards-deterministic if every AND-gate and OR-gate in C is upwards-deterministic.
In particular, when a wire (g, g ) of a monotone circuit is pure, it intuitively means that g evaluates to 1 whenever g does, and S(g) ⊆ S(g ) in zero-suppressed semantics. Upwards-determinism imposes that g is an input to at most one such g .
If we assume upwards-determinism, we can show the analogue of our main results of Theorem 2.1 and Theorem 2.2, but with memory usage linear in each output. Namely: Proof sketch. We show that upwards-determinism can be preserved in our preprocessing in Sections 3-4. Once the circuit is normal, upwards-determinism ensures that each OR-gate is the input to at most one OR-gate, so OR-components in Section 5 are actually reversed trees, and we can replace Theorem C.1 with a much simpler constant-memory indexing scheme.
The complete proof of Theorem F.2 is technical, and presented in Appendix F.3.
F.2 Upwards-Deterministic Circuits for MSO Enumeration
We now show the claim that Theorem 7.3 produces circuits whose underlying circuit is upwards-deterministic. This implies the constant memory bound for MSO enumeration in Theorem E.9, using Theorem F.2.
Claim F.3. Theorem 7.3 produces upwards-deterministic circuits.
Proof. The input rewriting that we perform in the proof of Theorem 7.3 clearly cannot influence the fact that the circuit is upwards-deterministic. Indeed, first, the bijective renaming of inputs clearly has no effect. Second replacing some inputs by gates capturing ∅ ensures that the captured set of each gate is a subset of what it was before the rewriting: so the set of unsatisfiable gates is a superset of what it was initially, and the set of 0-valid gates is a subset of what it was initially, thus any violation of upwards-determinism in the initial circuit implies the existence of a violation in the original circuit. From this, to show the claim for Theorem 7.3, it suffices to show that the circuits produced in Proposition E.8 are upwards-deterministic. To show this, consider its application to an automaton with state set A and to a Γ-tree T , and let C be the resulting circuit.
In the construction, the only gates that are used as input to multiple gates are the g q n for q ∈ Q and n ∈ T when n is not the root of T . Let n be the parent of n in T , and assume that n is the first child of n in T : the proof if n is the second child is symmetric. Let n 2 be the second child of n . The gates of C that have g q n as an input are then the g q,q2 n for q 2 ∈ Q, and the other input to each of them is g q2 n2 . Now, by determinism of the automaton, using the inductive invariant in the proof of Proposition E.8, we know that there is exactly one q 2 such that {} ∈ g q2 n2 , i.e., g q2 n2 . Hence, the only outgoing wire of g q n which is pure is the one to g q,q2
n2 , so g q n does not violate upwards-determinism. This concludes the proof.
F.3 Proof of Theorem F.2
To show Theorem F.2, we revisit the proofs of Sections 3-6. Specifically:
We next argue for the third point: the process of Section 6 takes memory linear in each produced valuation (and in particular constant when valuations have bounded size). Indeed, the only place in this section where memory usage did not satisfy this property was when using the OR-indexes, but the indexes of Proposition F.4 only require constant memory, so the overall memory usage is linear in the produced valuations.
We last take care of the first point. We first show that rewriting circuits to arity-two can be performed in linear-time without breaking upwards-determinism, extending Lemma B.1: Claim F.5. Every upwards-deterministic Boolean circuit C can be rewritten in linear time to an arity-two circuit C that is equivalent to C in standard semantics (i.e., captures the same function) and that is upwards-deterministic. We can further do so while preserving a compatible order <.
For every k ∈ N, every upwards-deterministic monotone k-augmented Boolean circuit C can be rewritten it in linear time to an arity-two monotone k-augmented Boolean circuit C that is equivalent to C in zero-suppressed semantics and is upwards-deterministic. Further, all properties preserved in Lemma B.1 are still preserved.
Proof. We will use the same construction to show the two claims, and it will essentially be the same general construction that we used to show Lemma B.1: we rewrite each gate with fan-in greater than 2 to a tree of gates of the same type with fan-in two. For this reason, we will not argue that the same properties as before are preserved, because this will still be true for the same reasons as before. To preserve upwards-determinism, we will simply be more specific about the way in which we construct each tree.
We first preprocess the circuit once to compute which gates are 0-valid. This can clearly be performed in linear time, as in Lemma B.5.
Whenever we wish to rewrite a gate g with input gates g 1 , . . . , g n , with n > 2, the tree of gates of the same type that we introduce will be linear (i.e., as unbalanced as possible). Specifically, we remove the wires from g i to g for 1 ≤ i ≤ n, we introduce gates g i of the same type as g for 1 < i < n − 1, we set the inputs of g to be g 1 and g 1 , the inputs of each g i for 1 < i < n − 2 to be g i+1 and g i+1 , and the inputs of g n−2 to be g n−1 and g n . This ensures that all gates have arity-two, and that the circuit is equivalent.
We now impose a constraint on the order in which the input gates g 1 , . . . , g n should be considered: we require that all gates that are 0-valid are enumerated first, so they are attached as high in the tree as possible.
The only thing to show is that upwards-determinism is preserved. The new gates, i.e., the g i introduced for each gate g, cannot introduce a violation of upwards-determinism, because they have only one outgoing wire (to g i−1 , or to g). Hence, it suffices to consider outgoing wires for gates of the rewritten circuit C that stand for gates of the input circuit C, i.e., using our terminology above, it suffices to consider the wires from the g i to the g j , or to g. It clearly suffices to show that, whenever such a wire is pure, then the corresponding wire (g i , g) is pure in C. Indeed, this implies that any violation of upwards-determinism in C on a gate g (which also exists in C) would imply a violation of upwards-determinism on g in C.
Hence, let us consider a wire (g , g ) in C where g exists in C, let g be the gate for which g was introduced: observe that the wire (g , g) exists in C, and that g and g have the same type, in fact possibly we have g = g . Let us assume that (g , g ) is pure in C , and show that it is pure in C. There are four possibilities:
The gate g is an OR-gate. In this case, the wire is pure in C, and there is nothing to show.
such that the wires (g, g 1 ) and (g, g 2 ) are pure in C . Let g 1 , g 2 be the gates that correspond to g 1 and g 2 in C, i.e., g i = g i if g i exists in C, and otherwise g i is the OR-gate of C for which the AND-gate g i was introduced. Our construction clearly ensures that g 1 = g 2 : indeed, our construction ensures that the gate g cannot have a wire both to a fresh AND-gate of C and to the original OR-gate (indeed no gates at all have wires to the original OR-gates), and g cannot have a wire to two new AND-gates introduced for the same OR-gate (as we create one AND-gate for each input). Now, our previous claim ensures that the wires (g, g 1 ) and (g, g 2 ) are pure in C, so g witnesses that C is not upwards-deterministic, contradicting our assumption and concluding the proof.
We then show the claim for Proposition 4.3. The construction of Lemma B.1 extends thanks to Claim F.5. It is straightforward that Lemma B.6 does not break upwardsdeterminism. Indeed, wires to AND-gates that are collapsed are necessarily pure because they have only one input, so collapsing the gates cannot cause a gate to have more than one outgoing pure wire. Further, adding exits is not problematic, because wires to exits were already to OR-nodes, so already pure, and each exit has exactly one outgoing wire.
The ∅-pruning process of Lemma B.4 preserves upwards-determinism. Indeed, any gate in the output existed with the same type in the input, it is 0-valid in the output iff it is 0-valid in the input, all gates in the output are satisfiable but were already satisfiable in the input, every wire in the output existed in the input, and it is not hard to see that if a wire in the output is pure then is also pure in the input: indeed, the inputs to AND-gates are unchanged, and changing the inputs to OR-gates is unproblematic because all their incoming wires are always pure.
What must be shown is that upwards-determinism is preserved by the pruning construction of Lemma B.5. In this lemma, the actual process of {}-pruning is unproblematic for similar reasons as for ∅-pruning: note that removing input gates to AND-gates that are 0-valid cannot cause any of the other input wires to become pure. The crux of the matter is to show that Proposition B.3 preserves upwards-determinism. This also takes care of proving the extension of Proposition 4.1. Hence, we claim: Claim F.7. If the input C to Proposition B.3 is upwards-deterministic, then its output C also is.
Proof. Remember that the construction in the proof of Proposition B.3 first rewrites the circuit to arity-two with Lemma B.1, which does not break upwards-determinism thanks to Claim F.5; so we let C be the arity-two version of the input circuit, which is upwardsdeterministic.
The construction then produces C by introducing, for each gate g of the original circuit C, gates of the form g =i for 0 ≤ i ≤ k and g >k , as well as gates of the form g It is clear that fresh gates g in C cannot violate upwards-determinism, because in the construction any such gate g is used as input to only one gate in C , specifically, a gate whose original gate is the same as that of g. So it suffices to check upwards-determinism for gates of C which are not fresh gates, i.e., wires (g , g) of C where g is not fresh, so that in particular ω(g ) = ω(g), and by construction (ω(g ), ω(g)) is a wire of C.
